## Matched dual-channel front-end preamplifier for differential time delay measurements

## G.H. Stuarts and P. Julián

Presented is an integrated circuit dual-channel front-end preamplifier that minimises the differential time delay (DTD) between two channels. The circuit, which is based on a chopper architecture, works in the audio range and is intended for applications in sound localisation based on bearing estimation. The circuit was fabricated in a  $1.5 \times 1.5$ mm die, in a  $0.5 \ \mu$ m technology. Experimental results indicate a mean DTD of  $0.125 \ \mu$ s, which is one order of magnitude smaller than the experimental results reported in the literature so far.

Introduction: One of the alternatives to perform localisation based on bearing estimation is the measurement of the difference in time of arrival (TOA) of a signal source to two microphones. Several miniature systems based on integrated circuits (ICs) have been proposed in the literature [1-5]. As shown in [6], the parametric mismatch of the front-end filters introduces a frequency dependent differential time delay (DTD) that can mask the intrinsic DTD of the signals, introducing a frequency dependent error to the spatial localisation accuracy. For instance, the data used to evaluate three different architectures [1-3], with the physical setup described in [7], was collected using a first-order lowpass filter  $(f_c = 300 \text{Hz})$  preamplifier with off-the-shelf 5% tolerance components. According to [6], this produces ideally a worst-case 26 µs DTD at low frequencies. Further refinements using 1% tolerance resistors and 2% tolerance capacitors, reduced the worst-case DTD to 7.9 µs. The mean absolute error in TOA measured in [7] (for a  $10^{\circ}$  range of bearing angle) in an open field test is 65.8 µs (this includes not only the DTD from the preamplifiers, but also that of the microphones, the physical setup and the data logger). On the other hand, [2] reports 2 µs accuracy using a generator with synthetic signals (bypassing the microphones) with on-chip (switched caps) amplifier channels. To give a relative idea of these numbers, one degree of bearing angle translates into 5 to 8 µs (depending on the bearing angle) for the physical setup in [7]. Owls can orient with  $1^{\circ}$  to  $2^{\circ}$ of accuracy, similar to humans [5]. These data evidence the significant impact of DTD due to mismatch when accuracies below  $1^\circ$  of bearing angle are needed. This Letter presents an IC front-end preamplifier with a pair of matched filters for TOA measurements in the audio range, that provides amplification and lowpass filtering with minimum spurious DTD. The proposed circuit achieves a mean DTD of 0.125 µs, with a maximum DTD of 0.18 µs, in the frequency range of interest.




Fig. 1 Block diagram of proposed topology


*Circuit description:* The IC implements a two-channel differential switched Gm-C filter based on [8]. As shown in Fig. 1, the input signal of each microphone is routed through the Gm1-R1 amplifier during the first half of the  $\theta_2$  cycle, and through Gm2-R2 during the second half. In addition, the  $\theta_2$  cycle is divided in two phases of  $\theta_1$  clock. During one phase of  $\theta_1$ , the amplifier output is connected to C1/C3 while C2/C4 are on hold, and during the other phase the amplifier output is connected to C2/C4 while C1/C3 are on hold. At the end of one complete cycle of  $\theta_2$ , each input signal will have passed through both filters, averaging the mismatch among components, which were carefully matched using layout techniques. The operational transconductance amplifiers (OTAs) were designed to present a transconductance of 4.5  $\mu$ S and an input linear range of 1 Vpp by using source degeneration. The value chosen for the resistors was 230 K $\Omega$ 

and they were matched using the interleaving technique and dummy resistors; the output capacitors have a value of 100 pF and they were implemented as the parallel connection of four 25 pF capacitors in a common-centroid arrangement with dummy capacitors [9]. The switches are minimum-size pass-gates with dummy switch compensation [10] to reduce charge injection effects.

The circuit was designed to implement two matched first-order lowpass filters with a gain of 2 and a 3 DB corner frequency of 3.5 KHz. Assuming C1 = C2 = C3 = C4 = C and unitary gain in the reconstruction filters F1 and F2, the expression for each output is [8]:

$$V_{(1,2)} = \begin{cases} \frac{2 \times Gm_{(1,2)} \times R_{(1,2)}}{1 + 4\pi j f c \times R_{(1,2)}} M_{(1,2)} & \text{when } \theta_2 = 1\\ \frac{2 \times Gm_{(2,1)} \times R_{(2,1)}}{1 + 4\pi j f c \times R_{(2,1)}} M_{(1,2)} & \text{when } \theta_2 = 0 \end{cases}$$

The circuit was integrated through MOSIS and occupies a  $1.5 \times 1.5$  mm area in a 0.5  $\mu$ m technology. Fig. 2 shows the top view of the layout and the chip photograph.



**Fig. 2** *Top view of IC layout and die photograph a* Layout of chip *b* Die photograph

*Experimental results:* The integrated circuit was biased with an Agilent E5270B measurement mainframe, and tested using a Stanford Research System (SRS) DS-360 ultra-low noise and distortion signal generator. The clock signals ( $\theta_1 = 1/25$  KHz;  $\theta_2 = 1/50$  KHz) were generated externally, with a Xilinx Spartan 3 FPGA, and the output signals from the capacitors were acquired with a Lecroy Wavemaster 8 oscilloscope. The output filters F1 and F2 were implemented in Matlab, after the acquisition, to avoid adding phase delay to the measurements. The power consumption of the IC is 2.5  $\mu$ W.

Because the mismatch in the filters is very small, a direct measurement is not possible. Following the developments in [6], the time domain waveforms were acquired and the cross-correlation operation was performed on them to estimate the DTD. For each frequency value, 20 cycles of the output waveforms were acquired with a time resolution of  $1 \times 10^6$  points per cycle. This procedure was repeated 20 times and the median and standard deviation for the DTD were evaluated.




Fig. 3 DTD measured and expected for filters Theoretical curves calculated for 0.4% mismatch in chopper filters cutoff frequency and 0.2% mismatch in SRS filters cutoff frequency

· - - - theoretical DTD for chopper filters

measurement DTD for chopper filters

\* measurement DTD for SRS filters

ELECTRONICS LETTERS 2nd February 2012 Vol. 48 No. 3

The DTD of the proposed circuit ( $f_c = 3.45$  KHz) is shown in Fig. 3, and shows a mean of 0.125  $\mu$ s (0.18  $\mu$ s maximum) for the frequency range of interest.

For the sake of comparison, the same measurements were performed using two SRS SIM-965 programmable analogue filters configured to implement second-order lowpass Butterworth filters (also with  $f_c = 3.45$  KHz) (these filters could not be configured as first order; minimum order was two). Fig. 3 shows the measured DTD for the two pairs of filters.

*Conclusion:* Experimental results of a front-end IC that minimises the DTD between two channels have been presented. The circuit achieves a mean DTD of 0.125  $\mu$ s between channels; with a power consumption of 2.5  $\mu$ W, which improves all the experimental setups for signals in the audio range reported in the literature [1–3, 7]. Moreover, the circuit performance is similar to a commercial high-end programmable analogue filter.

© The Institution of Engineering and Technology 2012

31 November 2011

doi: 10.1049/el.2011.3394

One or more of the Figures in this Letter are available in colour online.

G.H. Stuarts and P. Julián (Departamento de Ingeniería Eléctrica y Computadoras, Universidad Nacional del Sur, Av. Alem 1253, Bahía Blanca (8000), Argentina)

E-mail: gstuarts@uns.edu.ar

Both authors are also with CONICET, Avda. Rivadavia 1917, Cdad. Buenos Aires, Argentina

## References

- Julian, P., Andreou, A.G., and Goldberg, D.H.: 'A low power correlation-derivative CMOS VLSI circuit for bearing estimation', *IEEE Trans. VLSI Syst.*, 2006, 14, (2), pp. 207–212
   Stanacevic, M., and Cauwenberghs, G.: 'Micropower gradient flow
- 2 Stanacevic, M., and Cauwenberghs, G.: 'Micropower gradient flow acoustic localizer', *IEEE Trans. Circuits Syst. I*, 2005, **52**, pp. 2148–2156
- 3 Van Schaik, A., and Shamma, S.: 'A neuromorphic sound localizer for a smart MEMS system', *Analog Integr. Circuits Signal Process.*, 2004, 39, p. 267–273
- 4 Harris, J.G., Pu, C.J., and Principe, J.C.: 'A neuromorphic monaural sound localizer', Advances in Neural Information Processing Systems, 1999, 11
- 5 Horiuchi, T.: 'An auditory localisation and coordinate transform chip', *Adv. Neural Inf. Process. Syst.*, 1995, 7, pp. 787–794
  6 Stuarts, G., and Julián, P.: 'Analysis of time delay difference due to
- 6 Stuarts, G., and Julián, P.: 'Analysis of time delay difference due to parametric mismatch in matched filter channels'. Proc. Argentine School of Micro-Nanoelectronics Technology and Applications, (EAMTA), 2011, pp. 1–7
- 7 Julian, P., Andreou, A.G., Cauwenberghs, G., Riddle, L., and Shamma, S.: 'A comparative study of sound localization Algorithms for energy aware sensor network nodes', *IEEE Trans. Circuits Syst., I. Reg. Pprs*, 2004, **51**, (4), pp. 640–648
- 8 Arnaud, A.: 'An efficient chopper amplifier, using a switched gm-c filter technique'. 18th Symp. on Integrated Circuits and Systems Design, 2005, pp. 213–218
- 9 Maloberti, F.: 'Analog design for CMOS VLSI systems' (Kluwer Academic, 2001)
- 10 Eichenberger, C., and Guggenbuhl, W.: 'On charge injection in analog MOS switches and dummy switch compensation techniques', *IEEE Trans. Circuits Syst.*, 1990, **37**, (2), pp. 256–264