A Dual-Mode Conditioning Circuit for Differential Analog-to-Digital Converters

Enrique Mario Spinelli, Senior Member, IEEE, Pablo Andrés García, and Dardo Oscar Guaraglia, Member, IEEE

Abstract—Several devices such as load cells and pressure sensors, among others, provide differential outputs. Given that present high-resolution analog-to-digital converters (ADCs) have differential inputs, fully differential (F-D) circuits are required to adapt the sensor output to the ADC input. This paper proposes an F-D conditioning circuit that allows adjusting both differential and common-mode signals to the levels required by the ADC. A design example is presented, and a prototype was built and tested. It transforms a differential input signal of ± 25 mV with a common-mode voltage of 5 V to a differential output signal of ± 5 and 2.5 V, respectively. It shows an input-referenced peak-to-peak noise of 120 nV, which results in a 112-dB dynamic range (18.7-bit noise-free resolution) for a signal bandwidth of 10 Hz.

Index Terms—Analog signal processing, bridge sensors, differential circuits, fully differential (F-D) processing, instrumentation amplifiers.

I. INTRODUCTION

N OWADAYS, the instrumentation circuit design trend is toward fully differential (F-D) circuits because they present a higher dynamic range (DR) than the single-ended (S-E) circuits and because high-resolution analog-to-digital converters (ADCs) have differential inputs. A typical solution consists of converting the differential signal to an S-E one, processing it by S-E circuits and then reconverting it to a differential signal again, before being connected to the ADC [1], [2]. This strategy involves multiple conversions that inevitably lead to signal degradation [3] and also to a DR reduction due to the S-E stages.

ADC circuits are usually powered by low voltages (typically 3.3 or 5 V), thus limiting their maximum admissible commonmode (CM) input voltage to around 2.5 V. If the transducer CM voltage exceeds this value, it must be conditioned. This requires

Manuscript received July 30, 2008; revised October 30, 2008. First published August 18, 2009; current version published December 9, 2009. This work was supported in part by the Universidad Nacional de La Plata under Grant I 127, by Consejo Nacional de Investigaciones Científicas y Técnicas (CONICET) under Grant PIP5551, and by the Agencia Nacional de Promoción Científica y Tecnológica under Grant PICT 2007-00535. The Associate Editor coordinating the review process for this paper was Dr. Theodore Laopoulos.

E. M. Spinelli is with the Laboratorio de Electrónica Industrial Control e Instrumentación, Facultad de Ingeniería, Universidad Nacional de La Plata, 1900 La Plata, Argentina, and also with the Consejo Nacional de Investigaciones Científicas y Técnicas (CONICET), C1033AAJ Buenos Aires, Argentina (e-mail: spinelli@ieee.org; spinelli@ing.unlp.edu.ar).

P. A. Garcia is with the Departamento de Electrotecnia, Facultad de Ingeniería, Universidad Nacional de La Plata, 1900 La Plata, Argentina.

D. O. Guaraglia is with Grupo de Innovación y Desarrollo Tecnológica para la Transferencia de Tecnología (GITEC), Departamento de Hidraúlica, Facultad de Ingeniería, Universidad Nacional de La Plata, 1900 La Plata, Argentina, and also with the Consejo Nacional de Investigaciones Científicas y Técnicas (CONICET), C1033AAJ Buenos Aires, Argentina.

Digital Object Identifier 10.1109/TIM.2009.2022448



Fig. 1. F-D conditioning circuit. It accepts CM and DM input voltages (v_{iC}, v_{iD}) , providing processed CM and DM voltages (v_{oC}, v_{oD}) at its output.

an F-D dual-mode processing circuit [4], [5], which must work on both voltage modes: CM and differential mode (DM).

A voltage-mode F-D circuit (Fig. 1) has two inputs, i.e., v_{iH} and v_{iL} , and two outputs, i.e., v_{oH} and v_{oL} , and works with both DM and CM voltages. When DM (v_{iD}) and CM (v_{iC}) voltages are applied to the input, DM (v_{oD}) and CM (v_{oD}) voltages result at the output. The input–output voltage relationship can be expressed as

$$v_{\rm oD} = G_{\rm DD} v_{\rm iD} + G_{\rm DC} v_{\rm iC}$$
$$v_{\rm oC} = G_{\rm CD} v_{\rm iD} + G_{\rm CC} v_{\rm iC}.$$
(1)

 $G_{\rm DD}$ represents the DM gain, and $G_{\rm CC}$ represents the CM gain. The cross terms $G_{\rm DC}$ and $G_{\rm CD}$ are related to the mode's transformations and are ideally zero, but in practice, they have non-null values due to component unbalances. Several merit factors can be defined within these parameters [6], but the most used is the well-known CM rejection ratio (CMRR) defined as

$$\mathbf{CMRR} = \frac{G_{\mathrm{DD}}}{G_{\mathrm{DC}}}.$$
 (2)

II. PROPOSED CIRCUIT

The proposed circuit is presented in Fig. 2. The first stage is a noninverter F-D amplifier that provides high input impedance and the overall DM gain (G_{DD}). The second stage is a dual-mode processing circuit, which scales and shifts both CM and DM voltages to the levels required at the ADC inputs. It also provides bandwidth (BW) limitation on both modes, working as a first-order low-pass filter.

The first stage requires an F-D amplifier, but commercially available F-D blocks only implement the inverter topology that presents low input impedance (Z_{IN}). Furthermore, commercial F-D operational amplifiers (OAs) are designed for

0018-9456/\$26.00 © 2009 IEEE



Fig. 2. Proposed circuit for differential output sensors.



Fig. 3. (a) CM and (b) DM equivalent circuits of the second stage.

high-frequency applications (hundreds of megahertz BW), resulting in high power consumptions. These features impose the design of F-D circuits based on OAs.

III. CIRCUIT ANALYSIS

The first stage is a two-OA F-D amplifier [6], [7] that presents the following DM and CM gains:

$$G_{\rm DD1} = 1 + \frac{2R_2}{R_1} \tag{3}$$

$$G_{\rm CC1} = 1. \tag{4}$$

The second stage is also a selective-mode circuit. The simplest way to analyze it is by dividing the circuit into CM and DM half circuits [8], [9], which are presented in Fig. 3(a) and (b), respectively.

The purpose of the conditioning stage is to shift and scale CM and DM voltage levels to those needed at the ADC input. Solving the circuit for dc voltages, the effect of the capacitance C is neglected, and the CM and DM output voltages result

$$v_{\rm oC} = v_{\rm SC} \left(1 + \frac{R_4 + R_5}{R_3} \right) - v_{\rm 1C} \left(\frac{R_4 + R_5}{R_3} \right)$$
 (5)

$$v_{\rm oD} = v_{\rm SD} \left(1 + \frac{R_{\rm EQ}}{R_3} + \frac{2R_5}{R_6} \right) - v_{\rm 1D} \left(\frac{R_{\rm EQ}}{R_3} \right)$$
(6)

 $R_{\rm EQ} = R_4 + R_5 + 2R_4R_5/R_6$

where v_{1C} and v_{1D} are the input voltages of this stage, and v_{SC} and $v_{\rm SD}$ are the components of an auxiliary source that has been added to perform CM and DM dc shifts (Fig. 2). Then, by adequately choosing resistors R_4 , R_5 , and R_6 , it is possible to scale v_{1C} and v_{1D} , whereas v_{SC} and v_{SD} allow shifting the CM and DM dc levels at the output, respectively. Observing the equivalent circuits in Fig. 3, it is easy to recognize a popular S-E conditioning circuit [6] whose design procedure is well known.

The values of the direct transfer functions for dc voltages $G_{\rm CC2,DC}$ and $G_{\rm DD2,DC}$ can be extracted from (5) and (6), leading to

$$G_{\rm CC2,DC} = -\frac{R_4 + R_5}{R_3}$$
(8)

$$G_{\rm DD2,DC} = -\frac{R_{EQ}}{R_3}.$$
(9)

Equations (8) and (9) show that R_4 and R_5 modify $G_{CC2,DC}$, whereas R_6 , through R_{EQ} , exclusively affects $G_{DD2,DC}$. This allows choosing $G_{DD2,DC}$ independent of $G_{CC2,DC}$.

It is important to note that this circuit can shift both the DM and the CM voltages, which make it very versatile. For example, the whole ADC's input range $(\pm 5 \text{ V})$ can be used with unipolar input signals by shifting the 0-V input level to -5 V.

This circuit also provides BW limitation with different transfer functions for each mode. Solving the circuits in Fig. 3(a) and (b) taking into account the capacitor C, the direct gains result

$$G_{\rm CC2} = -\frac{R_4 + R_5}{R_3(1 + s\tau_{\rm C})}, \qquad \tau_{\rm C} = (R_4 + R_5)C \quad (10)$$

$$G_{\rm DD2} = -\frac{R_{\rm EQ}}{R_3(1+s\tau_{\rm D})}, \qquad \tau_{\rm D} = R_{\rm EQ}C.$$
 (11)

These expressions show that the cutoff frequencies are different for each mode. The time constant for DM signals is always larger than the CM time constant.

IV. CMRR

The CMRR of the first stage depends on OA unbalance and is given approximately by [6]

$$\mathbf{CMRR}_{1}^{-1} = \mathbf{CMRR}_{\mathbf{OA1}}^{-1} - \mathbf{CMRR}_{\mathbf{OA2}}^{-1}.$$
 (12)

(7)Authorized licensed use limited to: MINCYT. Downloaded on August 06,2024 at 13:50:08 UTC from IEEE Xplore. Restrictions apply.



Fig. 4. Complete scheme of the tested F-D conditioning circuit. The first stage provides a high DM gain ($G_{DD1} = 200$), whereas its CM gain is unity. The second stage is a dual-mode circuit that adapts CM and DM voltages to levels appropriated for the ADC input. Note that the LC supply voltage tracks the ADC reference, thus improving the rejection to reference and power supply perturbations.

The cross gain G_{DC2} of the second stage can easily be found using Middlebrook's sequential method [8], [9], resulting in

$$G_{\rm DC2} = \frac{2}{R_3} \left(\Delta R_3 R_{\rm EQ} / R_3 + \Delta R_4 (1 + 2R_5 / R_6) + \Delta R_5 \right)$$
(13)

and the CMRR is given by

$$CMRR_{2} = \frac{G_{DD2}}{G_{DC2}} = \frac{R_{EQ}/2}{\Delta R_{3}R_{EQ}/R_{3} + \Delta R_{4}(1 + 2R_{5}/R_{6}) + \Delta R_{5}}.$$
(14)

Assuming that all the resistors have the same relative tolerance t and considering the worst case, the CMRR of this stage results in

$$CMRR_2 = \frac{1}{4t}$$
(15)

which shows that $CMRR_2$ does not depend on the gain of this stage. Regarding the fact that the first stage has a unity gain G_{CC1} , the CMRR_T of the whole circuit is given by [6]

$$CMRR_{T}^{-1} = CMRR_{1}^{-1} + (G_{DD1}CMRR_{2})^{-1}.$$
 (16)

In general, the second term is dominant, and (16) can be approximated by

$$\text{CMRR}_{\text{T}} \approx \frac{G_{\text{DD1}}}{4t}.$$
 (17)

This equation clearly shows that G_{DD1} should be assigned as high as possible to achieve a high CMRR_T.

V. DESIGN EXAMPLE

A balanced sensor that provides $v_{iD} = \pm 25 \text{ mV}$ and $v_{iC} = 5 \text{ V}$ must be connected to an ADC with a DM input range of $\pm 5 \text{ V}$ for a CM input voltage of 2.5 V. For this purpose, a change from 5 to 2.5 V in the CM level and a differential gain $G_{DD} = 200$ are required.

A. First Stage

To ensure a low noise level and a good CMRR, the required $G_{\rm DD}$ gain was assigned to the first stage, resulting in, according to (3), $R_2/R_1 = 99.5$.

B. Second Stage

For the sake of simplicity, it was adopted that $R_4 = R_5 = R$ and $R_3 = 10R$. With these conditions, (5) becomes

$$v_{\rm oC} = v_{\rm SC} \left(\frac{6}{5}\right) - v_{\rm 1C} \left(\frac{1}{5}\right) \tag{18}$$

and (11) becomes

$$G_{\rm DD2} = -\frac{2(1+R/R_6)}{10(1+s\tau_{\rm D})}, \qquad \tau_{\rm D} = 2R(1+R/R_6)C.$$
(19)

To shift the CM voltages provided by the first stage (5 V) to a common voltage level appropriated for the ADC (2.5 V), $v_{\rm SC} = 2.92$ V is needed. Because the total DM gain was assigned to

Authorized licensed use limited to: MINCYT. Downloaded on August 06,2024 at 13:50:08 UTC from IEEE Xplore. Restrictions apply.



Fig. 5. Output of the proposed circuit with its input short-circuited. (a) For a 10-Hz BW. (b) Reducing the BW to 1 Hz.

the first stage, R_6 must be chosen to obtain $G_{DD2} = 1$, resulting in $R/R_6 = 4$ and the following resistor's values:

$$\begin{split} R_1 &= 50 \ \Omega \quad R_2 = 4.975 \ \mathrm{k}\Omega \quad R_3 = 20 \ \mathrm{k}\Omega \\ R &= R_4 = R_5 = 2 \ \mathrm{k}\Omega \quad R_6 = 500 \ \Omega. \end{split}$$

These resistors correspond to standard 1% tolerance values or simple combinations of them, except R_2 , which was changed to $R_2 = 4.99 \text{ k}\Omega$.

Finally, a capacitance $C = 0.47 \ \mu\text{F}$ was adopted to achieve, according to (19), a DM cutoff frequency of around 17 Hz.

VI. EXPERIMENTAL RESULTS

The circuit shown in Fig. 4 was implemented using the lownoise OA OP27 in the front end, TLC2202 in the second stage, metal-film 1% tolerance resistors, and 5% tolerance multilayer capacitors. The output differential voltage was digitalized at 512 samples/s using a 24-bit Sigma–Delta ADC (ADS1256 of Texas Instruments) controlled by a microcontroller (ADUC841 of Analog Devices). The digital data were sent to a personal computer through a RS232 link and digitally postprocessed to observe the effects of different signal BWs.

Initially, the features of the ADC were measured, because they impose the experimental setup limitation. Its inputs were short-circuited and fixed to a 2.5-V CM voltage, resulting in a peak-to-peak noise of 3.5 μ V for a 10-Hz BW, which implies a DR of 129 dB (the ADC was configured for a ±5-V input range). Then, the ADC was tested by applying a CM sinusoidal voltage of ±1 V at 10 Hz on both inputs, showing a CMRR of 110 dB.

Then, to measure the noise level of the proposed circuit, its inputs were short-circuited to observe at its output the signals shown in Fig. 5(a) and (b). Considering a 10-Hz BW [Fig. 5(a)], the circuit presents a peak-to-peak noise of 120 nV, corresponding, for the ± 25 -mV input range, to a DR of 112 dB (18.7 bits free of noise). Reducing the BW to 1 Hz [Fig. 5(b)], the noise decreases to 50 nV, and the DR increases to 120 dB (20 bits). The measured CMRR at 1 Hz was of 106 dB, decreasing to 102 dB for 10 Hz.

The circuit was also tested with a 500-kg 2-mV/V load cell (LC) using an excitation voltage of 10 V. The complete scheme is shown in Fig. 4, which also includes the LC excitation circuit. Unloading the LC and considering a BW of 10 Hz, the peak-to-peak noise voltage was of 135 nV, which corresponds to a resolution of 3.4 g and to a DR of 111 dB.

VII. CONCLUSION

A dual-mode conditioning circuit for balanced transducers has been presented, which provides a simple way to condition both DM and CM voltages. This F-D conditioning ability allows using higher exciting voltages for the sensors, which results in a better signal-to-noise ratio.

The proposed scheme has been built and tested for a 10-Hz BW, showing a total peak-to-peak input referenced noise of 120 nV that corresponds to a 112-dB DR (18.7 bits free of noise). Reducing the signal BW to 1 Hz, noise decreases to 50 nV, and the DR rises to 120 dB (20 bits free of noise).

It has been shown that dual-mode conditioning circuits may be designed using standard S-E OAs. This feature allows choosing devices with low power consumption, single-supply power sources, low noise figures, and rail-to-rail input or output capability.

REFERENCES

- C. L. King, AN842: Differential ADC Biasing Techniques, Tips and Tricks. Chandler, AZ: Microchip Corporation, Microchip Technol. Inc., 2002. [Online]. Available: www.microchip.com
- [2] ADS1252 Datasheet, Texas Instruments, Dallas, TX, Jun. 2006. [Online]. Available: www.ti.com
- [3] R. Casas, O. Casas, and V. Ferrari, "Single-ended input to differential output circuits. A comparative analysis," in *Proc. IEEE IMTC*, Apr. 2006, pp. 548–551.
- [4] E. Spinelli, M. Mayosky, and R. Mantz, "Independent common-mode and differential-mode design of fully differential analog filters," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 7, pp. 572–576, Jul. 2006.
- [5] E. Spinelli, M. Mayosky, and C. Christiansen, "Dual-mode design of fully differential circuits using fully balanced operational amplifiers," *IET Circuits, Devices Syst.*, vol. 2, no. 2, pp. 243–248, Apr. 2008.
- [6] R. Pallas Areny and J. Webster, Analog Signal Processing. New York: Wiley, 1999.
- [7] R. White, "Phase compensation of the three op amp instrumentation amplifier," *IEEE Trans. Instrum. Meas.*, vol. IM-36, no. 3, pp. 842–844, Sep. 1987.
- [8] R. D. Middlebrook, Differential Amplifiers. New York: Wiley, 1963.
- [9] R. C. Jaeger, "Common-mode rejection limitations of differential amplifiers," *IEEE J. Solid-State Circuits*, vol. SSC-11, no. 3, pp. 411–417, Jun. 1976.



Enrique Mario Spinelli (S'98–M'02–SM'08) was born in Balcarce, Argentina, in 1964. He received the Engineer in electronics, M.S., and Ph.D. degrees from the Universidad Nacional de La Plata (UNLP), La Plata, Argentina, in 1989, 2000, and 2005, respectively.

Since 1990, he has been with the Laboratorio de Electrónica Industrial Control e Instrumentación, Facultad de Ingeniería, UNLP, working on scientific instrumentation, where he is currently a Professor of control systems with the Facultad de Ingeniería,

UNLP. He is also a Researcher with the Consejo Nacional de Investigaciones Científicas y Técnicas (CONICET), Buenos Aires, Argentina. His current research interests are analog signal processing and brain control interfaces.



Pablo Andrés García was born in Azul, Argentina, in 1976. He received the Engineer in electronics and M.S. degrees from the Universidad Nacional de La Plata (UNLP), La Plata, Argentina, in 2002 and 2008, respectively.

Since 2002, he has been with the Facultad de Ingeniería, UNLP, working on instrumentation. He is currently a Professor Assistant in programación, algoritmos y estructuras de datos with the Departamento de Electrotecnia, Facultad de Ingeniería, UNLP. His current research interests are sensor

networks and brain-computer interfaces.



Dardo Oscar Guaraglia (M'03) was born in Berisso, Argentina. He received the Electronic Engineering and Ph.D. degrees from the Universidad Nacional de La Plata (UNLP), La Plata, Argentina, in 1975 and 2006, respectively.

He is currently with Facultad de Ingeniería, UNLP, where he is a Researcher with the Departamento de Hidraúlica and a Professor of electronics with the Departamento de Electrotecnia. He is also with the Consejo Nacional de Investigaciones Científicas y Técnicas (CONICET), Buenos Aires, Argentina. He

is currently the Head of the Grupo de Innovación y Desarrollo Tecnológica para la Transferencia de Tecnología (GITEC). His field of research interest is the development of electronic instruments for Earth sciences.